International Journal of Innovation and Applied Studies
ISSN: 2028-9324     CODEN: IJIABO     OCLC Number: 828807274     ZDB-ID: 2703985-7
Monday 06 December 2021






Custom Search


Connect with IJIAS

  Now IJIAS is indexed in EBSCO, ResearchGate, ProQuest, Chemical Abstracts Service, Index Copernicus, IET Inspec Direct, Ulrichs Web, Google Scholar, CAS Abstracts, J-Gate, UDL Library, CiteSeerX, WorldCat, Scirus, Research Bible and getCited, etc.  

Delay Reducing Design for 2- bit Reversible Comparator Unit

Volume 5, Issue 2, February 2014, Pages 115–119

 Delay Reducing Design for 2- bit Reversible Comparator Unit

A. Anjana1

1 Adhiparasakthi Engineering College, Tamil Nadu, India

Original language: English

Copyright © 2014 ISSR Journals. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.


On earth, communication between any organisms is in the form of analog signal. The manipulation of an analog signal is tedious; therefore analog to digital converter is used to convert the analog signal into digital form. Comparator plays a major role in the signal analysis. In addition to that, comparator circuit provides the efficient and high quality signal, among, the various input signals fed as an input. Magnitude comparator is a technique used to compare, the relation between given inputs in digital form that is in the form of 1's and 0's. Comparison between one or more input signals can be generated by using the relational operators. Comparison using conventional method is less immune to the noise; is a well-known aspect. Taking into an account, the reversible logic gates, which has zero loss of information is used to perform the comparison of two bit input data. In this paper, comparison is made between the two bit input data. The relative results such as A>B, A<B, A=B are provided for any 2 bit input combinations. The proposed reversible 2-bit comparator module effectively reduces the number of gates used, garbage values and the delay. The delay for reversible 2 bit comparator unit is 6.320 ns. The proposed architecture for the 2-bit reversible comparator using various reversible gates is provided with the output simulated using "ModelSim" and the synthesis report is generated using "Xilinx".

Author Keywords: Comparator, Reversible logic, Reversible logic gate - M gate, Toffoli gate, MTG gate.

How to Cite this Article

A. Anjana, “Delay Reducing Design for 2- bit Reversible Comparator Unit,” International Journal of Innovation and Applied Studies, vol. 5, no. 2, pp. 115–119, February 2014.